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SUMMARY
With the introduction of the floating-gate transistor into reconfigurable architectures,
great advances have been made in the field. Recently, Hall et. al. have proposed the first
truly large-scale field programmable analog array (FPAA). As an outgrowth of this work,
a new class of FPAAs based on translinear elements has begun to be developed. The use
of translinear elements, multiple input translinear elements (MITEs) specifically, allows for
extreme versatility in the functions implemented by the system while keeping the computa-
tional elements of the FPAA regular. In addition, synthesis procedures have been developed
for translinear elements. This facilitates the implementation of large-scale systems on the
FPAA because the circuit design can be extracted using the synthesis procedures based on
equations entered by the user.
Two architectures are proposed for the new FPAA. The first architecture uses fine grain
reconfigurability, every gate capacitor and the drain of each MITE can be connected ar-
bitrarily, in order to create reconfigurable MITE networks. Circuits including a squaring
circuit, a square root circuit, a translinear loop, a vector magnitude circuit, and a 1st-order
log-domain filter were implemented using this architecture and results are presented. In ad-
dition, examples are shown to illustrate the compilation of the circuits onto the FPAA. The
second proposed architecture uses a mix of fine and medium granularity in order to simplify
the implementation of larger systems. Examples are given and again the compilation of the





A great deal of progress has been made in the development of field-programmable analog
arrays (FPAAs) recently [1, 2, 3]. Specifically, the integration of floating-gate transistors
into the architecture has produced very promising results in the development of large-scale
FPAAs [4]. This progress has spurned the development of a field programmable analog
device that uses translinear elements for its computation.
The use of translinear elements has many advantages over the current FPAAs. First,
they make the computational elements of the FPAA very regular without losing flexibility.
Currently, there seems to be a tradeoff between these two characteristics. For example,
FPAA designs exist that use only gm-C type elements [5, 6], but these designs can only
implement filters and other simple dynamic systems. Other FPAAs use a mixture of circuit
structures to try to cover the largest design space possible, but lack regularity and thus
are more complicated to design and use. Second, numerous synthesis procedures exist for
translinear elements [7, 8, 9], allowing for the possibility of a much simpler user interface.
Rather than the drag-and-drop interfaces of current FPAAs, the robust synthesis procedures
will allow the user to operate the FPAA by simply entering the equations of the system
to be implemented. This will become an even bigger advantage as the size of the systems
implemented on FPAAs grows. In addition, because of the possibility of such an interface,





At the core of our reconfigurable systems are floating-gate transistors. They make it possible
to effectively shift the threshold of the transistor, allowing us to turn switches on and off,
precisely set bias values, and to cancel offsets due to threshold mismatch. Furthermore, the
computational elements of the system will be floating-gate devices as well.
2.1 Floating-gate Transistors
Floating-gate transistors have a gate that is completely surrounded by silicon dioxide, al-
lowing for the storage of charge on the gate of the transistor. A floating gate pFET, shown









where CT is the total capacitance at the floating gate and Voffset is determined by the
charge on the floating gate. Note that equation 2 is for a device in saturation.
2.1.1 Modifying the Floating-gate Charge
Two methods are used to alter the charge on the floating gate. Fowler-Nordheim tunnelling
is used to remove electrons from the floating gate and hot-electron injection is used to add
electrons to the floating gate [10]. From equations 1 and 2 it is seen that the offset term
introduced by the charge on the floating gate essentially changes the threshold voltage of
the transistor. This can be seen in Figure 2 in which I-V sweeps are preformed on the same









Figure 1: Schematic of a floating-gate pFET. The gate of the transistor is completely
surrounded by silicon dioxide, allowing charge to be stored there.























Figure 2: Shifted I-V traces for a programmed floating gate. Each curve was taken on the
same device with identical terminal voltages. The charge on the floating gate was modified




















Figure 3: Band diagrams illustrating electron tunnelling. a) Band diagram when tunnelling
is not occuring, Vtun is set to Vdd. b) Band diagram during tunnelling, Vtun is set to a large
voltage.
Fowler-Nordheim electron tunnelling works by applying a large voltage across the tun-
nelling capacitor. The large field across the capacitor reduces its electric barrier allowing
electrons to cross the barrier, effectively increasing the charge on the floating gate. This
transition is shown as the change in Figure 3a to Figure 3b. Note that electrons leave the
floating gate when the tunnelling voltage is high, removing negative charge from the node.
Hot-electron injection works by applying a large source-drain voltage to the pFET while
current is flowing through the channel. The process is outlined in Figure 4. The holes are
accelerated toward the drain until they collide with the ions at the drain edge of the drain-
channel depletion region creating an electron-hole pair, shown as step 1 in the figure. The
electron is then accelerated, by the large field, back towards the source. While most of
these electrons end up back in the well the transistor is fabricated in, step 2, some of these
”hot” electrons gain enough energy that they can escape through the oxide of the transistor
and add negative charge to the floating gate, shown as step 3 in the figure. This effectively
reduces the charge on the node.
2.2 Programming Arrays of Floating Gates
In order for floating-gate transistors to be used in large-scale reconfigurable systems, an
array programming scheme must exist to selectively alter the charge on a single floating
















Figure 4: Diagram of hot-electron injection. Holes are accelerated, by a large source-drain
voltage, towards the drain where they collide with the ions at the edge of the drain-channel
depletion region creating an electron-hole pair (1). Most of the ”hot” electrons created from
the impact-ionization return to the substrate (2), but some gain enough energy, as they are
accelerated by the large source-drain electric field, to overcome the barrier of the silicon








Ga te  Control
Voltage
Figure 5: Isolation of a floating gate for programming. Injection is prevented in the un-
desired columns by setting the gate of the pFET to Vdd, making sure there is no channel
current, and in the undesired rows by setting the drain of the pFET to Vdd, making sure
there is not a large source-drain voltage.
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two-dimensional array, two parameters must be required in order for programming to take
place. This way one parameter each can be applied to the chosen element’s row and column.
Electron tunnelling, which only requires a large voltage across the tunnelling capacitor,
must thus only be used as a global erase. Hot-electron injection, however, can be used to
selectively program an array of floating gates. This is possible because injection requires
two parameters in order to occur, a high drain-source voltage and current in the channel of
the device. The selection process is outlined in Figure 5. The undesired columns are turned
off by setting their gate voltage to Vdd, making sure no current flows through the channel
of the device. The undesired rows are turned off by setting their drains to Vdd, making sure
they do not have a large enough drain-source voltage for injection.
2.3 Programming Considerations of Reconfigurable Systems
Minor changes to the standard programming architecture should be made in order to make
reconfigurable systems more efficient. First, in reconfigurable systems where certain floating
gates will essentially only be programmed once, a separate tunnelling line should be included
for these elements. This allows the switches and other devices that would be programmed
often, such as bias currents that set the time constant of filters, to be reprogrammed without
having to reprogram every device on the chip. Also, it necessary to investigate how to use
programming to help solve problems in traditional reconfigurable analog designs, such as
device mismatch.
2.3.1 Programming Switches
The ability to turn switches on and off, and to do it quickly, is key to creating a useful
reconfigurable system. In our MITE based FPAAs, a single floating-gate pFET is used
as a programmable switch. While using a single pFET, rather than a transmission gate,
as a switch saves space and introduces less parasitic capacitance, its resistance increases
exponentially as the signal approaches ground. This, however, can be fixed by injecting
the pFET so that its threshold voltage becomes positive, about 3V to 4V (This uses the
convention that the threshold voltage of a pFET is usually negative, about −0.8V ). This
assures that even as the source (and drain) of the device approach ground, the effective
7































Figure 6: Resistance curves for a floating-gate pFET injected to different levels. The gate
voltage is held constant and the source and drain of the pFET are swept. A 25mV difference
is kept between the source and drain in order to measure the resistance of the switch. Note
that as the effective floating-gate voltage is decreased the resistance becomes more constant
as the source voltage of the pFET is swept.
voltage at the floating gate is still 3V to 4V below the source. In other words, a large Vsg
is still maintained. This allows the resistance of the pFET to be fairly constant all the way
from Vdd to gnd. Figure 6 shows resistance curves for the same floating-gate pFET injected
to different levels.
In order to program switches so that they can pass a full range of voltages through them,
the standard programming algorithm must be altered slightly. The problem arises from the
fact that once a switch has been turned on, programming selectivity is lost. Selectivity is
lost because the threshold voltage of the floating-gate pFET must be shifted above Vdd in
order for the pFET to be able to pass voltages down to ground. This implies that the device
can no longer be shut off by setting the gate voltage to Vdd because current will still flow
through the channel of the device. This will cause the device to inject if the drain terminal
shared by that column of switches is pulsed. In addition, once a switch is programmed, it is
no longer possible to read bias currents on the same drain line. Again, this is because their
is a large current flowing through the injected switch that cannot be shut off by setting the










Figure 7: Problem with programming multiple switches that share a drain line. The
resistance introduced by the programming circuitry causes a voltage drop when current is
flowing through a switch on the drain line. This effectively lowers the source-drain voltage
used to inject the switches on that drain line.
device that needs to be accurately programmed, do not share drain lines with switches.
Another problem when programming switches is the inability to inject two switches on
the same drain line to the same level. This is because the standard programming algorithm
injects one switch after another. Once a switch is turned on, a large current flows through
the drain line creating a voltage drop across the transmission gate used for selecting the
given drain line. This causes the the drain-source voltage set during injection to be lower
than desired when programming a second switch on the same drain line. This idea is
illustrated in Figure 7.
In order to solve this problem, all switches that share a drain line are programmed at
the same time. This is accomplished by alternating through the switches, applying a short
pulse to the drain of each switch. This causes each switch to inject a small amount for each
pulse, making sure all the switches on a drain line are injected with similar drain-source
voltages. Note that there is an asymptotic maximum amount of current that be created per
drain line for a given Vsd used for injection. As the current through each switch increases,
the drop across the transmission gate increases causing the applied drain-source voltage to




A major problem with large-scale analog reconfigurable systems is device mismatch. This
is because devices connected to each other may be located across the chip from one an-
other. Floating-gate transistors can be used to cancel this mismatch by programming their
respective charges properly. Not only can the mismatch in the floating-gate transistors be
accounted for, but the mismatch due to the reconfigurable architecture (current mirrors,
switches, etc.) can also be attenuated. This is not as large of a problem with customized
hardware because current mirrors, and other devices that rely on matched devices, are typ-
ically fabricated as a single unit and layout techniques are used to maximize the matching
properties of the devices.
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CHAPTER III
MULTIPLE INPUT TRANSLINEAR ELEMENTS
3.1 Implementation of a Multiple Input Translinear Ele-
ment
Ideal translinear elements have infinite input impedance and an exponential voltage to
current relationship independent of the current level they are operating at. In addition,
any translinear element can be made to have multiple inputs by simply applying resistive
or capacitive division at the voltage input. Multiple input translinear elements (MITEs)
can thus be built using either subthreshold MOSFETs or BJTs, each of which is stronger
in one of the two above specifications [7]. In order to allow for the practical implementation
of our FPAAs in a simple digital process, we have chosen to use subthreshold MOSFETs.











where Is is a scaling term, κ is the capacitive division between the oxide capacitance and the
depletion capacitance, and UT is kT/q. Note, that all voltages are referenced to the bulk.
Furthermore, as long as the device is in saturation, Vds > 100mV , the second exponential
term can be neglected.
Again, in order to allow for the practical realization of the MITE in a standard digital
process, capacitive division is used for the introduction of multiple inputs. Figure 8a shows
























Figure 8: Subthreshold MOSFET realization of a MITE. a) Components used to realize a
MITE in a standard CMOS process. b) Symbol used to represent a MITE.
where CT is the total capacitance at the gate of the MOSFET. Figure 8b shows the symbol
that will be used for this realization of a MITE. Note that while the subthreshold MOSFET
does have nearly infinite input impedance, the range in which the relationship between
current and voltage is exponential is limited. However, by making the WL ratio of the MITEs
larger, this range can be increased. Currently the MITEs exhibit the correct behavior over
approximately 4 decades of current.
3.2 Synthesis Procedures
Numerous synthesis procedures have been derived for the construction of generic translin-
ear networks [9]. In addition, two synthesis procedures have been developed specifically for
MITE networks [7, 8]. While both synthesis procedures produce circuits that are efficient
in terms of the number of elements used, they have significant differences. Most impor-
tantly, the first synthesis procedure, developed by Brad Minch, is designed for single output
systems, while the second, developed by Shyam Subramanian, does not limit the system
to a single output. The ability to synthesize a system with multiple outputs allows for the
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construction of the system with the fewest number of MITEs possible. Secondly, Minch’s
procedure treats static and dynamic functions in a similar manner, while Subramanian’s
procedure reduces dynamic functions into static functions and first-order low-pass filters.
Both of these methods have advantages over each other. Minch’s procedure can synthesize
any ordinary differential equation that can be written in terms of elementary functions [7],
but the circuits can be quite complex. On the other hand, Subramanian’s procedure is
limited, as it cannot successfully generate every dynamic circuit, but generally results in
simpler circuits since they are broken down into static functions and first-order filters.
In addition, the synthesis procedures discussed above can be slightly altered to accom-
modate the architecture of the reconfigurable systems. Most importantly, the fixed number
of input capacitors on each MITE must be considered. Both Minch’s and Subramanian’s
procedure can be easily altered to limit the number of input capacitors to those available.
This is because the use of extra input capacitors can be replaced with the use of extra
MITEs with the same input current. This idea can be extended to show that any MITE
network can be constructed using only MITEs with two input capacitors. While this is pos-
sible, it may be impractical for complex systems, because the number of MITEs required
would increase dramatically.
3.3 Programmable MITEs
A major limitation of previous MITE networks has been the threshold mismatch between
individual MITEs. These mismatches have made it difficult to produce large systems that
work properly. However, because MITEs are floating-gate elements, it is possible to program
the charge on the floating gate in order to remove this mismatch. The first attempts to do
this involved subjecting the chip to ultraviolet (UV) light in order to equalize the charge
on all of the floating gates. While this did improve the matching of the MITEs, it was not
accurate enough to facilitate the implementation of large MITE systems.
Now, with the development of programming methodologies, both for generalized floating
gates and specifically for MITEs, it is finally possible to implement large systems. This is
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the case because the charge on the floating gate of each MITE can now be adjusted inde-
pendently of the others. For example, MITEs have been used to implement adaptive filters,
a system much to complex in build before the programming advances [13]. Additionally,
chaotic oscillators, such as a Lorentz attractor, have been successfully fabricated [14].
3.3.1 Programming Methodologies for MITEs
There are two different methods that can be used to control a MITE’s terminal voltages in
order to program the given MITE. The first method is more straightforward, but it uses
more space and introduces more parasitics than the second method. The second method,
however, can only be used under certain conditions.
The first access method, shown in Figure 9a, is a simple adaptation of the standard
floating gate programming structure. In order to directly control the gate voltage of the
MITE, each gate capacitor has two transmission gates attached to it in order to multiplex
the gate between a programming voltage and its gate voltage in run mode. In addition, a
transmission gate is also used multiplex the drain of the floating-gate transistor between a
programming voltage and its drain voltage during run mode. Unlike the gate lines, a single
pFET, also used as the cascode transistor during run mode, is used to disconnect the drain
of the MITE from the rest of the circuit in programming mode. This is simply done by
setting the pFET’s cascode voltage to Vdd.
The second access method uses the fact that every gate capacitor, with a few exceptions,
in a MITE network is connected to the drain of the cascode transistor of the MITE. By using
an nFET cascode, as well as the pFET cascode, to remove this node from the circuit during
programming mode, the gate voltage of the MITE can be set using this node. The drain
of the floating gate is treated the same as in the first access method. This programming
method is illustrated in Figure 9b. Note that this method requires only one transmission
gate, as well as the use of a nFET cascode transistor, in order to set the gate voltage during
programming rather than two transmission gates for each gate cap. Again, the nFET
cascode transistor is shut off by setting its cascode voltage to gnd.




















Figure 9: Two methods for adapting MITEs to an array programming scheme. a) Simple
adaptation of the standard floating gate programming structure. Transmission gates are
used to connect each gate capacitor to the given gate voltage in programming mode. b)
Cascode programming scheme in which a nFET cascode transistor is used to isolate the
gate terminal during programming mode. This method assumes that all gate capacitors are
connected to the drain of a MITE (the node between the two cascode transistors).
uses less space and introduces less parasitic capacitances into the circuit. However, the
second method must be altered slightly when the MITE network includes a reference voltage.
The reference voltage must be replaced by the gate control voltage during programming in
order to couple the correct voltage onto the floating gate. More importantly, the second
method cannot be used in a reconfigurable architecture where floating-gate switches will
be connected to the gate caps. This is because when setting the gate voltage of the MITE
using the second method, the drain (or source) of the floating-gate switch will be set to the




BUILDING BLOCKS OF MITE SYSTEMS
In order to build complex systems using MITEs, it is necessary to explore what higher
level components are commonly used. Clearly, translinear loops are a building block of
almost every system, as they implement multiply functions. In addition, log-domain filters
are commonly used, and their use will be emphasized because of Subramanian’s synthesis
procedure. Another commonly used item in systems is differential signaling. This can be
done by tailoring each of the other blocks to accept and output differential signals. However,
another way to accomplish this is to use current splitters. This dramatically simplifies the
circuitry needed to implement differential functions.
4.1 Current Splitters
In order to implement differential systems, we have chosen to use current splitters. Current
splitters are a commonly used component because they allow for both differential signaling
and for class AB operation [9]. This is done by splitting bidirectional currents, necessary for
multi-quadrant operations, into strictly positive currents, required by the MITEs. The two
output currents’ difference must be equal to the input signal. In addition, the common-mode
of the output currents should be constrained. This can be easily accomplished by adding
a geometric mean or harmonic mean constraint to the splitter. The output currents of the
splitter can then be processed as single-ended signals, with the results being subtracted
in order to produce a bidirectional output. Therefor a system that uses differential signal
processing is created, but the input and output of the system remain single bidirectional
currents.
In order to maintain uniformity in the design of our FPAAs, the current splitters were
designed using MITEs. Both geometric mean and harmonic mean splitters were simulated,
fabricated, and tested. Each was synthesized by using the mean constraint equation, fixing
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the mean of the two output currents to a given bias, and the difference constraint equation,
fixing the difference of the two output currents to the input current.
4.1.1 Geometric Mean Current Splitter
The constraint equations used to synthesize the geometric mean current splitter are
Iout1Iout2 = I2DC (6)
Iout1 − Iout2 = Iin (7)
where IDC is a bias current that sets the geometric mean of the splitter. The resulting circuit
is shown in Figure 10. Note that only three MITEs are required for the computations, but a
fourth MITE is necessary to be able to access one of the output currents, Iout1. In addition,
Iout2 can be accessed by adding another output stage to the current mirror.
Simulation results for the geometric mean current splitter are shown in Figure 11. For
these simulations, IDC was set to 75nA. The blue and red traces are the two outputs
of the splitter. The black trace is the geometric mean of the two outputs. While the
geometric mean of the outputs moves slightly, this is not of significant importance because
the splitter’s goal is to produce a differential signal whose components are both positive and
subthreshold. Note that it is not necessary to show that the difference of the two outputs
in equal to the input signal since this relationship is forced by KCL.
4.1.2 Harmonic Mean Current Splitter
The constraint equations for the harmonic mean current splitter are similar, but Equation










where IDC is a bias current whose value is twice the harmonic mean of the outputs. The
factor of two was included in order to make the circuit, shown in Figure 12, less complex.
Clearly, the harmonic mean current splitter is significantly larger than the geometric mean
version, an important disadvantage when the structures are integrated into large-scale re-
configurable systems. Again, and extra MITE and output stage of the current mirror are






Figure 10: Geometric Current Splitter Implementation. A fourth MITE and another output
stage of the current mirror are required in order to access the two output currents, Iout1
and Iout2.
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Figure 11: Simulation results of the geometric current splitter. The blue and red traces
represent the two output currents. The black trace is the geometric mean of the two outputs.







Figure 12: Harmonic Current Splitter Implementation. An extra MITE and output stage
of the current mirror are required to access the two output currents, Iout1 and Iout2.
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Figure 13: Simulation results of the harmonic current splitter. The blue and red traces
represent the two output currents. The black trace represents twice the harmonic mean of
the output currents. A bias current of 75nA was used to set the harmonic mean to 37.5nA.
Simulation results, again for IDC set to 75nA, are shown in Figure 13. Again, the red
and blue traces represent the two output currents. However, the black trace now represents
the harmonic mean of the two outputs (it is actually twice the harmonic mean as in Equation
8). Also note that the difference of the two output currents is again forced to be the input
current through KCL.
The most important difference between the behavior of the two splitters is what happens
to the lower current when the magnitude of the input becomes large. Note that with
the geometric splitter, the currents can approach 0A if the input becomes large enough.
However, the output currents of the harmonic splitter can never go below the harmonic
mean set by the bias current. This also means that the higher output current of the
harmonic splitter will be larger than that of the geometric splitter. We will choose to use
the geometric splitter in our designs because for two reasons, small currents are more easily
handled by the MITEs than the larger currents and the smaller size of the geometric splitter.
4.2 Translinear Loops
Translinear loops are well documented building blocks of almost every translinear system [7,
9]. In a reconfigurable system, fixed loops are used to reduce the amount of reconfigurability




V1 V2 V3 Vref
Figure 14: MITE implementation of a 2nd-order translinear loop.
MITE’s voltages that are not diode connected. However, to simplify the analysis it is
necessary to assume that all of the floating gates have an equal amount of charge on them.
This will cancel the offset term due to the programmed charge on the floating gate. Under











































which can also be written as
I1I3 = I2I4 (14)
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Figure 15: Simulation results of the translinear loop. The multiplication coefficients were




2 , 1, 2, 4, and 10.
In addition to the standard analysis, it is interesting to note that both MITE synthesis
procedures output this circuit configuration when Equation 14 is entered.





Simulation results of the translinear loop are shown in Figure 15. Data was taken as Ia
was swept and the coefficient Ib/Ic was held constant. Sweeps were taken for coefficients of
1/10, 1/4, 1/2, 1, 2, 4, and 10. For higher coefficients the trace is not completely straight
because the MITEs leave the subthreshold region due to the higher current levels.
4.3 Filters
Filters were included as higher level blocks for two reasons, they are a building block of
almost every dynamic system and they are used as a building block by Subramanian’s
synthesis procedure. The synthesis of the circuit, found in [7], is similar to the synthesis
of the loop, but first the constraint equations are needed. The differential equation for a




Iy + Iy = Ix (16)
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where Ix is the input current, Iy is the output current, and τ is the time constant of the






+ Iy = Ix (17)
where Vy is the log compressed voltage associated with Iy. Taking the derivative of the






+ Iy = Ix (18)
where κ2UT is the weight of the controlling voltage Vy. Noting that C
dVy
dt is a capacitive
current and τκIyC can be written as a reciprocal of a bias current that sets the time constant
of the filter produces
Iτ − Ic = IxIτ
Iy
(19)
where Ic is the current through a capacitor and Iτ is a bias current that sets the time






Iτ − Ic = Ip (21)
as the two equations needed for synthesis. The circuit, shown in Figure 16, can now be
constructed using Minch’s synthesis procedure. Note that the circuit is essentially the
same as the translinear loop, but a capacitor is added to introduce the pole in the transfer
function. In addition, a gain term can be added to the transfer function by multiplying
the second Iτ , the bias current for the MITE without the capacitor on its drain, by the
coefficient desired.
The simulation results of the filter are shown in Figure 17. Frequency responses were
taken for different values of Iτ . The values used were 0.1nA, 1nA, 10nA, 100nA, and 1µA.
Both bias currents were kept equal in order to have unity gain through the filter. Note that






Figure 16: MITE implementation of a 1st-order low-pass log-domain filter. The Iτ bias
current connected to the capacitor is used to set the corner frequency of the filter. The
































Figure 17: Simulation results of 1st-order low-pass filter. Iτ was set to 0.1nA, 1nA, 10nA,
100nA, and 1µA for the different curves respectively.
24
the bias current. The bumps seen in the response of the filter can be attributed to the non-
idealities introduced by the gate capacitors of the MITEs. These bumps can be eliminated




One of the most important decisions when building a reconfigurable system, is the granu-
larity chosen for the reconfigurability. If a fine granularity is chosen, the architecture does
not need high level components, but rather these components can be built out of the lower
level components. However, this architecture has the downside of introducing a great deal of
parasitic resistances and capacitances into the circuits compiled onto the system. If a course
granularity is chosen, the architecture requires a number of higher level components that
can be reconfigured into complex systems. For MITE systems, these blocks include current
splitters, translinear loops, and filters. This architecture tends to require less switches and
therefore introduces less parasitics. However, this architecture is also less flexible then the
fine grain architecture.
We have created two distinct architectures for reconfigurable analog systems that use
MITEs as their computational components. While both architectures are designed to im-
plement similar sets of functions, they use different techniques to construct the given cir-
cuits. The first architecture has very fine grain reconfigurability and takes advantage of
Subramanian’s synthesis procedure. The second architecture has a mixed granularity of
reconfigurability and uses both synthesis procedures to its advantage.
5.1 RAAM 1
The RAAM 1 is an FPAA that focuses on fine granularity and the use of a known synthesis
procedure. Standard FPAA approaches with similar granularity (transistor level) exist [15],
but are impractical for constructing complex systems. In order to avoid this problem, the
RAAM 1 takes advantage of MITEs with 4 gate capacitors in order to consolidate large
circuits into structures that require significantly fewer components (transistors). Four input
























Figure 18: System architecture of the RAAM 1, an FPAA used to create reconfigurable
translinear networks. The system consists of 3 MITE CABS, a specialized CAB, and a
global switch network. The specialized cab consists of circuitry that enables four-quadrant
dynamic functions and also includes the input bank of V-I converters.
with relatively few components while also keeping the connectivity needed to reconfigure
the devices from becoming too large. This is because a vertical connection line in the
switch matrix is needed for every input capacitor, as well as the drain of the MITE, if the
devices are to be fully reconfigurable. Currently, current-mode routing is used in the RAAM
1. While this does not allow for the broadcasting of signals, it helps to minimize offsets
because the current mirrors used to route signals can be laid out as a single component. In
addition, the 4-input MITEs help to offset the need to broadcast signals because they allow
for the consolidation of multiple networks into a single network.
The RAAM 1 is broken up into four core structures: the global switch matrix, the
MITE Configurable Analog Block (MITE CAB), the dynamics unit, and the input bank.
The architecture is illustrated in Figure 18. The MITE CAB is a core grouping of MITES
and a shared local switch matrix. The dynamics unit is a collection of first-order low-pass
filters and subtraction units that can extend static functions to dynamic functions. The
input bank is an array of V to I converters. Both the dynamics unit and the input bank
are housed in the specialized CAB. The global switch matrix is a floating gate switch array
that connects all the other units together.
The MITE CAB, shown in Figure 19, is made up of 8 MITEs, each with 4 gate capacitors,
connected to a local switch matrix. Of the 8 MITEs, 4 have one gate capacitor implicitly
diode connected; these are referred to as input MITEs. The other 4 MITEs are referred
27
Local Switch Matrix
Figure 19: Schematic of a MITE CAB. The MITE CAB consists of 4 input MITEs and 4
output MITEs whose gate capacitors and drains can be connected through a local floating-
gate switch matrix.
to as output MITEs. The switch matrix is a full crossbar matrix of floating-gate pFET
switches with the drain and 4 gate capacitors of each MITE connected to its vertical lines.
The horizontal connection lines are used to connect the gate capacitors and drains of the
MITEs in the circuit configuration that is desired. They also connect to the global switch
matrix allowing for the combination of MITE CABs to form larger circuits and connections
to be made to the specialized CAB. The layout of the RAAM 1 is shown in Figure 20.
5.1.1 Examples and Results
In order to demonstrate the reconfigurability of the system, several circuits were pro-
grammed onto it and results were taken for each. The first circuit built was a squaring
circuit. In order for the synthesis of the circuit to be possible, a reference current must be






where Iref effectively sets the unity value of the circuit. The compilation of the circuit onto
the system is shown in Figures 21 and 22. The circuit schematic is shown in Figure 21.
In Figure 22, the connection lines below both the MITEs and the V-I converters represent
the local switch matrices, while the vertical lines connecting the two, on the left of the
28
Figure 20: Layout of the RAAM 1. The FPAA was fabricated in a 0.5µ process.
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IoutIrefIin
Figure 21: Schematic of the squaring circuit implemented on the RAAM 1. The colored
nodes correspond to Figure 22.
figure, represent the global switch matrix. The colored lines in both figures show the how
the circuit is built using the reconfigurable architecture. In addition, the circles represent












































































































































































































































































Figure 23: Results of the squaring circuit compiled onto the RAAM 1 for different reference
currents. Reference currents of 50nA, 100nA, 200nA, and 300nA were used.
The results of the squaring circuit for different reference currents are shown in Fig. 23.
Note that the measured results deviate from the theoretical when the MITEs are no longer
operating in the subthreshold region and thus no longer have an exponential relationship
between voltage and current. This is seen most clearly in the squaring circuit because the
output current grows much faster than the input once the input is larger than the reference
current.
The next circuit compiled onto the RAAM 1 was a 2nd-order translinear loop, shown in
Fig. 14. The connections needed to build the loop are shown in Figure 24. Note that while
the loop needs to be compiled onto the RAAM 1, it is a fixed subcircuit in the RAAM 2.





where Ia, Ib, and Ic are the three input currents. The results of the multiplier are shown
in Fig. 25. The coefficients of the multiplication, Ib/Ic were chosen over a wide range to






















































































































































Figure 25: Results of the 2nd order translinear loop when used as a multiplier. The
coefficient of the multiplication was varied to show the versatility of the circuit.
Next, a circuit that implements a square root function was built. Again, the synthesis





where Iref again sets the unity value of the circuit. The results are shown in Fig. 26. The
measured data is closer to the ideal over a larger input current range than with the squaring
circuit because the MITEs do not leave subthreshold as quickly.
The fourth circuit programmed onto the device used both a square and a square root
function in order to calculate the magnitude of a two-dimensional vector, whose equation
equation is given by
Iout =
√
I2x + I2y (25)
where Ix and Iy represent the x-coordinate and the y-coordinate of the vector. Although
the circuit could take the square root of the sum of the two squares by using the previously
discussed circuits, the system can be consolidated onto only 6 MITEs [7]. The initial results
of the vector magnitude circuit are shown in Fig. 27a. These results were obtained after
programming all 6 MITEs to the same current level. Each MITE was programmed to have
10nA of current with a source-gate voltage of 1.3V and a source-drain voltage of 2.3V . Note
that while the circuit shows the correct behavior, there are gain terms that introduce errors
34






















Figure 26: Results of the square root circuit for different reference currents. Reference
currents of 50nA, 100nA, 200nA, and 300nA were used.
into the result, producing
Iout =
√
0.8I2x + 0.8I2y . (26)
One advantage of programmable computational elements is that these error terms can be
cancelled. By shifting the Vth of the two MITEs that perform the squaring functions higher
than the other MITEs using injection, the coefficients were both increased to 1. The output
of the vector magnitude circuit after programming out the error terms is shown in Fig. 27b.
Finally, a 1st-order log-domain filter was built. The circuit is essentially the same as the
translinear loop, but a capacitor is added to the drain of one of the MITEs [7]. The cutoff
frequency of the filter is determined by a bias current. The frequency response of the filter,
for different bias currents, is shown in Fig. 28.
5.2 RAAM 2
The RAAM 2 is an FPAA that combines blocks of fine granularity with higher order circuits
in order allow for more complex systems, including fully differential static and dynamic
functions. The RAAM 2 is made up of four specialized MITE CABs, shown in Figure 29.
The first two CABs, called Loop CABs, contain four 2nd-order translinear loops, two current
splitters with geometric mean constraints, and two subtraction units. The third CAB is
the same MITE CAB used in RAAM 1, but is limited to three output MITEs. The last
CAB, called the dynamics CAB, contains four 1st-order filters, two current splitters with
35













































Figure 27: Results of the vector magnitude circuit. a) Results of the vector magnitude
circuit after programming all MITEs to the same level. Each MITE was programmed to
have 10nA of current with a source-drain voltage of 2.3V and a source-gate voltage of 1.3V .
b) Results of the vector magnitude circuit after programming out the initial errors. The
MITEs preforming the squaring functions were injected higher than the other MITEs in














































Figure 29: System architecture of RAAM 2, an FPAA using mixed granularity to create
reconfigurable translinear networks. The system consists of 2 loop CABS, 1 MITE CAB,
1 dynamics CAB, and a global switch matrix. The dynamics CAB also includes the input
bank of V-I converters.
geometric mean constraints, and six V-I converters that can produce either single ended or
bidirectional currents. The layout of the RAAM 2 is shown in Figure 30.
The two Loop CABs containing the translinear loops are capable of performing four-
quadrant operations on two inputs. The two bidirectional inputs are fed into the current
splitters which output two strictly positive currents whose difference is equal to the input.
In addition, the geometric mean of the two currents is constrained to be equal to a bias
current that is generated using a floating gate. These strictly positive currents can then be
processed and the results can be subtracted in order to obtain a four-quadrant result. One
example of a typical application for this loop CAB is a four-quadrant multiply. Once each
splitter has produced two strictly positive currents from its bidirectional input current,
these currents are routed, in the form of voltages so that they can be broadcast, to the
eight translinear loops. Each loop multiplies two of the currents and the four outputs are
added and subtracted respectively in order to obtain the bidirectional output current of the
multiply operation.
37
Figure 30: Layout of the RAAM 2. The FPAA was fabricated in a 0.5µ process.
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5.2.1 Examples
A four-quadrant multiply will be used to show how a function is compiled onto the FPAA.
First, it is necessary to shape the equation of the function into a form that splitters and
translinear loops can implement. Starting with the simple multiplication equation
Iout = IxIy (27)
and then substituting differential signals for both inputs gives
Iout = (I+x − I−x )(I+y − I−y ). (28)
Now, expanding and rearranging terms leaves






y )− (I+x I−y + I−x I+y ) (29)
where it can be clearly seen that 4 translinear loops are needed for multiplications and one
subtraction must be performed. The addition is simply done by connecting the currents to
be summed together. A block diagram of the system to be implemented is shown in Figure
31.
Figure 32 shows how Equation 29 can now be compiled onto the FPAA. Note that all
signals are routed as voltages so that they can be broadcast across the chip to multiple
places. Once the voltage arrives at a function block, it is converted back to a current in
order to process the signal. The output of the function block is then converted back to a
voltage for routing. Currently, a log-compressed voltage is used to represent the current.
This is realized by simply using a diode connected transistor to convert a current to a
voltage and another transistor to convert the voltage back to a current. In other words, the
voltage at the gates of a current mirror is routed across the chip. This will not affect chip
performance since the gates do not draw current and there will be no voltage drop across
the switches the signal is routed through.
39
Figure 31: Block diagram representing how a four-quadrant multiplication will be imple-




































































































































































































Multiple chips that make improvements on the first chip of each FPAA have been sent out
for fabrication. However, since the RAAM 2 is more suited for the compilation of larger
systems, it will be the focus of this discussion. First, a 2x1 array of the RAAM 2 was
designed. In order to connect the two arrays together, vertical bus lines from the global
switch matrices were connected. This allowed for the fabrication of a larger system without
much modification. However, this scheme will only work when expanding the system in
one dimension, and will eventually limit the functionality of the system as the parasitic
capacitance on these vertical bus lines grows rapidly.
Second, a 2x2 array of the RAAM 2 was designed and sent out for fabrication. This
chip will be capable of implementing almost any MITE system that has been implemented
with customized hardware. The chip, measuring 3mm x 3mm and fabricated in a 0.35µ
process, includes 32 translinear loops, 16 log-domain filters, 24 current splitters, and 28
fully reconfigurable 4-input MITEs. In order to connect the four arrays together, another
level of hierarchy was created and a switch matrix was added to connect the four global
switch matrices together. In addition, the input and output banks were removed from the
four arrays and new banks were connected to the new switch matrix. Programmable bias
generators capable of producing constant currents were also added to each of the four arrays.
This was done to reduce the amount of inputs the system will need, as constant currents
will be used when multiplying by coefficients or for other reasons, such as reference currents




























































































Figure 33: System architecture of large design based on the RAAM 2. The system consists





A field programmable analog system based on translinear circuits has been introduced. The
architecture, based on floating-gate FPAAs, allows the gate capacitors and drains of MITEs
to be reconfigured in order to implement a wide range of functions. Circuits preforming
a squaring function, a square root, a vector magnitude function, a multiplication, and a
log-domain filter were programmed onto the system and tested. In addition, programming
of the floating-gate MITEs allows for the ability to cancel offsets and other errors that are
more prevalent in reconfigurable analog arrays than in customized analog designs.
As the technology is developed, there are various aspects of the system that will be
improved. First, system components will be added in order to facilitate the implementation
of four-quadrant dynamic functions. Second, the size of the system will be expanded and
the granularity of the components will be varied. These two improvements will allow the
system to implement high-order filters, oscillators, and other dynamical systems.
One of the most important outcomes that will come from the continued development
of this technology is the integration of the synthesis procedures with the programming
structure. The synthesis procedures will allow analog systems to be created based on the
equations they implement rather than the components that make up the system. Current
FPAAs use drag-and-drop interfaces that require the user to design the system they wish to
implement. With a few modifications to the existing synthesis procedures, the user will need
only to enter the system equations into the compiler to implement their system. This also
opens up the technology to those who do not have a deep understanding of analog circuits.
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